



**IMPLEMENTATION OF HIGH-K DIELECTRIC MATERIAL/METAL GATE IN DOUBLE GATE MOSFET**

**Bharti Sharma\*<sup>1</sup> and Dr. Vishal Ramola<sup>2</sup>**

<sup>1</sup>M. Tech Scholar, Dept. of VLSI Design, F.O.T. Uttrakhand Technical University, Dehradun.

<sup>2</sup>Asst. Prof. (H. O. D.), Dept. of VLSI Design, F.O.T. Uttrakhand Technical University, Dehradun.

Article Received on 01/06/2017

Article Revised on 16/06/2017

Article Accepted on 02/07/2017

**\*Corresponding Author**

**Bharti Sharma**

M. Tech Scholar, Dept. of  
VLSI Design, F.O.T.  
Uttrakhand Technical  
University, Dehradun.

**ABSTRACT**

With the use of Double Gate MOSFET scalability of the device increases at the same time drain current reducing the Short Channel Effects increases. With linear rise in on current there is exponential rise in off current. Also with decrease in dimensions gate oxide thickness decreases thus gate tunneling increases. Also using N Poly Silicon as

gate material leads to increase in series capacitance due to depletion region generated in N Poly Silicon. So usage of High-k dielectric material and metal gate is a good solution. In this paper we propose use of High-k dielectric and metal gate in DG MOSFET and compare it with conventional DG MOSFET with Silicon Dioxide as gate oxide and metal gate as gate material using Visual TCAD 2-D. Effect of variation of metal gate and Dielectrics is observed.

**KEYWORDS:** DG Mosfet, High-k, metal gate, EOT.

**INTRODUCTION**

After the invention of MOSFET there has been continuous decline in the size of MOSFETs leading to increase in number of transistors in the same space. This was well observed by Intel's Co – Founder Gordon Moore's and he gave an observation which became a law.

According to Moore's law, transistors in a given area double every year. So, size of transistor is reduced. This increases device density. Continued device scaling requires the


continued reduction of the gate dielectric thickness which leads to increased direct tunneling current through gate dielectric. This requires the gate oxide thickness to be increased without increasing electrical thickness. Electrical thickness is determined by the series combination of three capacitances in the gate stack: the depletion capacitance of the gate electrode, the capacitance of the gate dielectric, and the capacitance of the inversion layer in the silicon.<sup>[1]</sup>

The tunneling currents arising from silicon dioxides (SiO<sub>2</sub>) thinner than 0.8 nm cannot be tolerated, even for high-performance systems.<sup>[2]</sup> Thus high-k dielectric material are used as gate oxide material in order to reduce the tunneling current at the same time better performance of the device. Metal gates are used in order to increase total capacitance as there is decrease in total capacitance when N poly Silicon is used as gate material.

In this paper 2-D model of Double gate MOSFET is designed using Cogenda's 2-D Visual TCAD simulator. Comparative study of high-k Dielectric material and metal gate is done for both gate stacking and direct application of high-k dielectric. Effect of variation of interfacial layer thickness is also observed.

### Double Gate Structure Using High-K/Metal Gate

The DG MOSFET structure is designed using 2-D Visual TCAD simulator. NMOS DGFET is made 14nm length .Gate contacts are made of Aluminium and gate oxide is high-k dielectric material HfO<sub>2</sub>. Gate source and Gate drain overlap is made for 0.6nm. The overlap gates are used to reduce parasitic capacitance and to provide ease in fabrication by self-aligning Drain and source extension is kept 8nm long and Lombardi model used for body region.<sup>[3]</sup>




**Figure 1: Double Gate MOSFET structure.**

**Table 1: Parameters for Double Gate Mosfet.**

Parameter	Dimension
Gate length	14nm
Channel width	5nm
Source/Drain Doping	1E+19
Channel Doping	1E+16
Gate to Source/Drain Overlap	0.6nm
Drain and Source Extension	8nm
EOT	1 nm

Due to continuous scaling device dimensions are reduced thus gate oxide thickness is also reduced. When oxide thickness is reduced  $10^0$  gate tunneling is increased, thus high-k dielectric material is used for oxide material so that physical thickness increases but electrical thickness remains same. Equivalent Oxide thickness here is 1nm.

Metal gate is used because of thermal instability of most high-k dielectric materials and Gate capacitance degradation due to the depletion of the doped polysilicon gate.

**Figure 2: Id Vs Vgs for Dgmosfet.****Table 2: Drain Current and Vth values for Gate Stack and Direct high-k Dielectric material.**

	Ioff	Ion	Vth
NPolySi & 1nmSiO2	0.000273227	0.000948697	-0.23
5.6nmHfO2 & Al	0.000115992	0.000955749	-0.17
5.6nmHfO2 & Cu	1.84e-10	0.0009324	0.26
5.6nmHfO2 & Ti	2.801e-05	0.000956159	-0.1
1.9nmNitride & Al	8.24e-05	0.000945704	-0.15
1.9nmNitride & CU	4.745e-11	0.000923545	0.29
1.9nmNitride & Ti	1.41e-05	0.000945233	-0.079
0.5nmSiO2 2.8nmHfO2 Al	7.78978e-05	0.000960154	-0.14
0.5nmSiO2 2.8nmHfO2 & Cu	6.318e-11	0.0009185	0.29
0.5nmSiO2 0.9nmNitride & Al	7.997e-05	0.000948738	-0.15
0.5nmSiO2 0.9nmNitride & CU	3.778e-11	0.000937041	0.29

The above table presents comparison of off current, on current and  $V_{th}$  value for direct applied high-k dielectric, gate stack (with SiO<sub>2</sub> and high-k Dielectric) and SiO<sub>2</sub> (with Npolysi) with Aluminium, Titanium and Copper metal gate. We are getting minimum Off current for gate stack (SiO<sub>2</sub> and HfO<sub>2</sub> with Cooper) of 6.31e-11 and also minimum On current. Maximum on Current is obtained for the combination of gate stack (SiO<sub>2</sub> & HfO<sub>2</sub> with Aluminium gate) but it's off current is more. This shows that if off current is decreased then on current also decreases.

Considering threshold voltage we observe that threshold voltage improves for Copper compared to Aluminium and Titanium. With usage of high-k dielectric material the  $V_{th}$  improves if we compare it with the onventional Npolysi gate and Silicon Dioxide.

If Copper metal gate is taken then it is observed that for HfO<sub>2</sub> the off current decreases from direct HfO<sub>2</sub> to gate stacked Hfo2 while there is marginal decline in off current in case of Nitride.

### Effect of Interfacial layer thickness

Since SiO<sub>2</sub> layer is easily deposited than high-k dielectric material upon Silicon body thus interfacial layer of SiO<sub>2</sub> is used. here least interfacial layer taken is 1nm and high-k dielectric is Hfo2.

The simulations show that  $I_{on}/I_{off}$  and  $V_{th}$  are degraded as we increase thickness of interfacial layer which means better  $I_{on}/I_{off}$  and  $V_{th}$  for thin interfacial layer. DIBL increases with increase in thicknes of interfacing layer, thus the DIBL reduced for thin interfacial layer. Thus it is better to used interfacial layer of minimal thickness better performance.






Figure 5: Ion/Ioff vs interfacial thickness.




**Figure 6: DIBL vs Interfacial thickness.**




**Figure 7: Vth vs Interfacial thickness.**

### Application of high-k metal gate

Since from the above discussion it is the gate stack of SiO<sub>2</sub> and HfO<sub>2</sub> with Copper as gate which gives lowest off current, so here an inverter is designed using the same. The device is incorporated into a circuit and then simulated.



**Figure 3: Circuit Schematic of CMOS Inverter using Gate stack(SiO<sub>2</sub> +HfO<sub>2</sub>) and Copper gate.**



**Figure 4: DC Characteristics of Double Gate MOSFET using gate stack(SiO<sub>2</sub>+Hfo<sub>2</sub>) and copper gate.**

## CONCLUSION

A 14nm Double Gate structure is designed and effect of using high-k dielectric material for gate oxide and metal gate is observed. With Copper as metal gate we get least off current and least on current also. The off current in this is significantly less than for conventional Double gate structure with NPolysi as gate material SiO<sub>2</sub> as gate oxide. Then effect of varying Interfacial layer thickness upon V<sub>th</sub>, DIBL and Ion/Ioff is observed. For thin Interfacial layer DIBL is less, Ion/Ioff is more and V<sub>th</sub> is also more. So Interfacial layer thickness should be minimum.

## ACKNOWLEDGEMENT

We express our sincere gratitude to VTS System and Mr. Abhishek who has supported us throughout the project. We are grateful to them for helping us everytime whenever an issue occurred related to project.

## REFERENCES

1. H. S. P. Wong, "Beyond the Conventional Transistor" IBM Journal of Research and Development, 2002.
2. D. Frank, R. Dennard, E. Nowak, P. Solomon, Y. Taur, and H.-S. Wong, "Device Scaling Limits of Si MOSFETs and Their Application Dependencies," *Proc. IEEE*, 2001; 89: 259–288.
3. Ashish A. Bait, Nilesh Narkhede, Suraj More, Aksa Satkut, Sangeeta Joshi, "Performance enhancement and suppression of Short Channel Effects of 14nm Double Gate FETs by

- using gate stacked high-k dielectrics & workfunction variation” *Inventive Computation Technologies (ICICT)*, IEEE, 16616724, 2017.
4. Francis Balestra, Sorin Cristoloveanu, Mohcine Benachir, Jean Brini And Tarek Elewa, “Double Gate Silicon On Insulator Transistor With Volume Inversion: A New Device With Greatly Enhanced Performance” in *Ieee Electron Device Letters*, September 1987; 8(9).
  5. Viranjay M. Srivastava, “Design Optimization of High-k Dielectric Based Double-Gate MOSFET and Its Performance”, *India Conference (INDICON)*, IEEE, 2015.
  6. Vinay Kumar Yadav, Ashwani K. Rana, “Performance Analysis of Double Gate MOSFETs with Different Gate Dielectric”.
  7. Abhinav Kranti and G Alastair Armstrong, “Optimization of the source/drain extension region profile for suppression of short channel effects in sub-50 nm DG MOSFETs with high-  $\kappa$  gate dielectrics”.
  8. Neetu , Sumit Choudhary , B. Prasad, ”Simulation of Double Gate MOSFET at 32 nm Technology Node Using Visual TCAD Tool” *Advanced Research in Electrical and Electronic Engineering*, 2014; 1(4).
  9. Mini Bhartia, Shrutika Satyanarayana, . Arun Kumar Chatterjee, “Design of 45 nm Fully Depleted Double Gate SOI MOSFET” *International Journal of Engineering Research & Technology*, February – 2014; 3(2).
  10. Digh Hisamoto, “Finfet-A Self-Aligned Double-Gate MOSFET Scalable To 20 Nm”, *IEEE Transactions on Electronic Devices*, DECEMBER 2000; 47(12).

**BIOGRAPHY**

Bharti Sharma received B.Tech degree in Electronics and Communication Engineering from BTKIT Dwarahat (Uttarakhand Technical university, Dehradun) in 2014 Presently pursuing M.Tech in VLSI Design from Faculty of Technology, Uttarakhand Technical University, Dehradun.



Dr. Vishal Ramola is currently working as an Assistant Professor (H.O.D.) in VLSI Design Department of F.O.T., Uttarakhand Technical University, Dehradun. He completed his Ph.D. From Uttarakhand Technical University, Dehradun in 2015. He did his M.Tech in VLSI Design From UPTU in 2007 and B.Tech. in Electronics and telecommunication Engineering from Amrawati University in 1998. His current research interest include Circuit Theory and VLSI Physical Design.